fpgadesign.io (Page 1)

Sign in Subscribe

More issues

Design Question: Counter that Skips Every Multiple of 3

Design a counter that starts at 1 and outputs a new value on every clock cycle, but it must never output a multiple of 3. The sequence looks like this: 1, 2, 4, 5, 7, 8, 10, 11, 13, 14 … — every third number is skipped. When most students first see

The Complete FPGA & RTL Interview Preparation Roadmap

Most candidates walk into an FPGA or RTL design interview unsure of what they will be asked. This roadmap removes that uncertainty: it is the complete map of what digital design interviews actually test, organized into eight modules - from digital logic fundamentals to timing closure and the design problems that

Why Only the D Flip-Flop Exists as an FPGA Primitive

You studied four types of flip-flops in school. Only one survived into modern FPGAs — and the reason comes down to forbidden states, feedback topology, and what Static Timing Analysis needs to do its job.

~ vs ! in SystemVerilog: The Bug the Compiler Won't Catch

On a single-bit signal, ~ and ! give the same result. On a multi-bit signal, they can give opposite answers — and the compiler won't warn you.

Reading a Timing Report: Why Your First Instinct Might Be Wrong

Most engineers see a timing violation and immediately reach for pipelining. But the timing report is telling you exactly what the problem is — if you know how to read it.

About

fpgadesign.io

RTL and FPGA design interview prep — concept-first articles, question banks, and a book that explains the why behind design decisions.

Topics

Advanced Concepts

Design Questions

Digital Logic

FPGA Concepts

News

newsletter

SystemVerilog